Abstract. Simulation 
Introduction
An effective synchronization of the control system of an electronic power converter to the grid voltage is a necessary condition of a reliable behaviour of the converter. The PLL (Phase-Lock Loop) should assure a good synchronization even in case of an unsymmetrical grid and/or presence of harmonics. It should assure also good transient responses in case of some grid disturbances. That is why a great attention has been focused on different PLL strategies in the last years.
Synchronization techniques can be sorted into two groups: those working in the open loop and other working in the closed loop. Generally, the open loop techniques are more sensitive to the disturbances mentioned above. The simplest example of these techniques is the ZCD (Zero-Crossing Detection). A basic closed look technique is SF-PLL (Synchronous Frame PLL) where the reference frame is synchronized by the vector of the grid three-phase voltage. In case of presence of some voltage harmonics the method works satisfactory only if band width is reduced that leads to increased settling times of transients. Undesirable effects of a negative grid voltage sequence (a pulsation of the dc capacitor voltage) can not be eliminated as well. Thus, the basic principle of more sophisticated methods is the synchronization of the reference frame with the positive grid voltage sequence of the fundamental frequency. Different methods differ in tools used for reaching this goal.
Four different basic techniques of the positive and negative grid voltage sequences detection and three grid current control strategies are theoretically and experimentally compared in [1] . The current control strategies differ in how they respect negative voltage sequences in the control structure. It has been found that from the point of view of precision, band width, and respective settling time the method DSC (Delayed Signal Cancellation) [2], [3] of the voltage symmetrical sequences separation provides the best results.
We will present here simulation and experimental results of the use of the SPLL (Software PLL) with DSC in case of an unsymmetrical grid voltage system with harmonics under usual disturbances and parameter changes of the grid. The discrete operation of the SPLL with DSC is considered for two different sampling periods (50 μs and 0.5 ms). So an IGBT-or IGCT-based MV (Medium Voltage) PWM rectifier with low switching frequency is supposed to be used. 
Method DSC-PLL
The block diagram of the DSC is shown in Fig. 1 [3] . The block diagram of the DSC-PLL is presented in Fig. 2 [3] .
Method DDSRF-PLL
The block diagram is in Fig. 3 [4] where the equations (I), (II) are presented too. The scheme is in line with the notation introduced in [1] where the axis q of the reference system oriented by the grid voltage vector.
cos 2 sin 2 I sin 2 cos 2 cos 2 sin 2 II sin 2 cos 2 For the VAVGF method the function of the algorithm without the block DAVG was simulated as well. Without this block the method VAVGF is actually the basic variant SF-PLL (see introduction) that does not respect and does not rectify at all the negative sequence and/or harmonics in the grid voltage system. The simulations were done for the following parameters of the PI type compensator: P 0.006
) when all free methods are working (e.g. ) when the method VAVGF fails and thus only the DSC and DDSFR methods are compared (e.g. Fig. 6 ).
Applying the negative voltage sequence, the least phase error ΔΘ between the real and estimated grid voltage vector is obtained by using the method DSC, while the remaining two methods DDSFR and VAVGF yield comparable results with approximately two times higher amplitudes and settling times. It stands to reason that the VAVGF strategy without the DAVG block does not filtrate the negative voltage sequence at all. The system behaviour is not practically influenced by the magnitude of the sampling period (in the mention ranges), while an increasing gain of the PI compensator leads to shorter settling times with higher frequencies of pulsation. If the grid voltage system contains some harmonics, all the methods yield similar results for lower gains of the PI compensator of the PLL, but for higher gains some undumped low amplitude oscillations of ΔΘ (circa 1º) appear if the DDSFR method is used. This is not the case of the DSC method.
The most difficult task for the SPLL is a phase change of the grid voltage vector (Figs. 5, 6 ). All the methods provide similar results. But, for high gains of the PI compensator of the PLL the error ΔΘ reaches its steady state faster for the DSC method then for the DDSFR method and this effect is more profound with longer sampling intervals (Fig. 6) . First, the behaviour of the DSC-SPLL after the grid voltage switched on has been studied. Fig. 7 shows captured time responses of switched grid line-to-line voltages v ab , v ca on. Note that the first two voltage periods are substantially deformed due to the switching process. So, some unfavourable impact of these high frequency transients on the DSC-SPLL function can be expected. ). It is due to the discrete delay block (Fig. 1) where the real delay T 1 /4 is only approximated by an integer amount of T S .
Nevertheless, from all three methods analyzed here the DSC method can be recommended as the best one. 
